Kareem Farid
Kareem Farid
### Description `Checker.YosysSynthChecks` reports errors on `synthesis__check_error__count`. However, there is nothing pointing towards the errors themselves and where are they located. ### Proposal Point to the report file relating to...
### Describe the bug I am unable to insert power switches using UPF without causing overlaps. I am using the power switch abstract view that is present in the test...
* Script was trying to fetch values from wrong paths. Paths are corrected to nom corner. These are the fixed metrics: - Power values - `critical_path_report` - some wns and...
https://github.com/efabless/caravel_user_project/blob/a01f3f0ece3c835d8788c87212006236e2167d7f/openlane/Makefile#L87-L89 This uses venv assuming venv is installed with volare inside. The recipe should have a dependency responsible for installing venv and volare.
Surfaced by https://github.com/The-OpenROAD-Project/OpenLane/issues/2083. Yosys would use the `default nettype wire` when compiling the user project. Although this might be an ambiguity in yosys behavior, I don't see the need of...
### Description Title ### Proposal Add a Magic step to do that
* `OpenROAD.*STA*`: * Don't set propagated clock outside of the sdc * Move set propagated clock inside the default sdc file * Add backwards compatible behavior to use set propagated...
### Description Title ### Proposal Title
Metrics: * Add: * `design__instance__count__total` * `design__instance__count__welltap` * `design__instance__count__decap` * `design__instance__count__fill` * `design__instance__count__diode` `openlane.steps.openroad`: * Add new metrics for cells counts for the following steps * `OpenROAD.Floorplan` * `OpenROAD.ResizerTimingPostCTS` *...