OpenHornet icon indicating copy to clipboard operation
OpenHornet copied to clipboard

v1.0.0-beta1 Hardware Design Freeze

Open jrsteensen opened this issue 2 years ago • 0 comments

UIP

  • [ ] ECAD Complete
    • [ ] PCB designs complete.
    • [ ] All beta-marked GitHub issues resolved.
    • [ ] All STEP & SW ASSY generated. (STEP/SLDASM/SLDPRT of ASSY)
    • [ ] All JLCPCB manufacturing files generated. (Gerbers/BOM/Pick & Place)
  • [ ] MCAD Complete
    • [ ] All PCBs integrated in proper locations in MCAD.
    • [ ] All beta-marked GitHub issues resolved.
    • [ ] SLDASM and child parts contain no warnings or errors.
    • [ ] Review complete.

LIP

  • [ ] ECAD Complete
    • [ ] PCB designs complete.
    • [ ] All beta-marked GitHub issues resolved.
    • [ ] All STEP & SW ASSY generated. (STEP/SLDASM/SLDPRT of ASSY)
    • [ ] All JLCPCB manufacturing files generated. (Gerbers/BOM/Pick & Place)
  • [ ] MCAD Complete
    • [ ] All PCBs integrated in proper locations in MCAD.
    • [ ] All beta-marked GitHub issues resolved.
    • [ ] SLDASM and child parts contain no warnings or errors.
    • [ ] Review complete.

L CONSOLE

  • [ ] ECAD Complete
    • [ ] PCB designs complete.
    • [ ] All beta-marked GitHub issues resolved.
    • [ ] All STEP & SW ASSY generated. (STEP/SLDASM/SLDPRT of ASSY)
    • [ ] All JLCPCB manufacturing files generated. (Gerbers/BOM/Pick & Place)
  • [ ] MCAD Complete
    • [ ] All PCBs integrated in proper locations in MCAD.
    • [ ] All beta-marked GitHub issues resolved.
    • [ ] SLDASM and child parts contain no warnings or errors.
    • [ ] Review complete.

R CONSOLE

  • [ ] ECAD Complete
    • [ ] PCB designs complete.
    • [ ] All beta-marked GitHub issues resolved.
    • [ ] All STEP & SW ASSY generated. (STEP/SLDASM/SLDPRT of ASSY)
    • [ ] All JLCPCB manufacturing files generated. (Gerbers/BOM/Pick & Place)
  • [ ] MCAD Complete
    • [ ] All PCBs integrated in proper locations in MCAD.
    • [ ] All beta-marked GitHub issues resolved.
    • [ ] SLDASM and child parts contain no warnings or errors.
    • [ ] Review complete.

CENTER TUB

  • [ ] ECAD Complete
    • No Center Tub PCBs reqd.
  • [ ] MCAD Complete
    • [ ] All PCBs integrated in proper locations in MCAD.
    • [ ] All beta-marked GitHub issues resolved.
    • [ ] SLDASM and child parts contain no warnings or errors.
    • [ ] Review complete.

SEAT v1.5

  • [ ] ECAD Complete
    • [ ] PCB designs complete.
    • [ ] All beta-marked GitHub issues resolved.
    • [ ] All STEP & SW ASSY generated. (STEP/SLDASM/SLDPRT of ASSY)
    • [ ] All JLCPCB manufacturing files generated. (Gerbers/BOM/Pick & Place)
  • [ ] MCAD Complete
    • [ ] All PCBs integrated in proper locations in MCAD.
    • [ ] All beta-marked GitHub issues resolved.
    • [ ] SLDASM and child parts contain no warnings or errors.
    • [ ] Review complete.

THROTTLE

  • [ ] ECAD Complete
    • [ ] PCB designs complete.
    • [ ] All beta-marked GitHub issues resolved.
    • [ ] All STEP & SW ASSY generated. (STEP/SLDASM/SLDPRT of ASSY)
    • [ ] All JLCPCB manufacturing files generated. (Gerbers/BOM/Pick & Place)
  • [ ] MCAD Complete
    • [ ] All PCBs integrated in proper locations in MCAD.
    • [ ] All beta-marked GitHub issues resolved.
    • [ ] SLDASM and child parts contain no warnings or errors.
    • [ ] Review complete.

STICK

  • [ ] ECAD Complete
    • [ ] PCB designs complete.
    • [ ] All beta-marked GitHub issues resolved.
    • [ ] All STEP & SW ASSY generated. (STEP/SLDASM/SLDPRT of ASSY)
    • [ ] All JLCPCB manufacturing files generated. (Gerbers/BOM/Pick & Place)
  • [ ] MCAD Complete
    • [ ] All PCBs integrated in proper locations in MCAD.
    • [ ] All beta-marked GitHub issues resolved.
    • [ ] SLDASM and child parts contain no warnings or errors.
    • [ ] Review complete.

TOP LEVEL ASSY

  • [ ] MCAD Complete
    • [ ] All LRUs located in assembly.
    • [ ] Top level assembly populated with all assembly hardware.
    • [ ] SLDASM and child parts contain no warnings or errors.
    • [ ] Conduct model review. (Interferences, clearances, tolerance analysis, etc.)
    • [ ] Complete clean "Pack and Go" of top level assembly to remove all orphaned development models and hardware.

jrsteensen avatar Jul 23 '21 15:07 jrsteensen