riscv-hyp-tests
riscv-hyp-tests copied to clipboard
josecm
A bare-metal application to test specific features of the risc-v hypervisor extension
Use gcc version 14.2, rv64 -O3 I found the test is PASSED when `LOG_LEVEL = LOG_DETAIL` but FAILED when `LOG_LEVEL = LOG_INFO`. https://github.com/josecm/riscv-hyp-tests/blob/98701e3b9846d99e4df649c8f8a733e4ba4baffe/translation_tests.c#L143-L150 Here is the demonstration of reduced code:...
Hi, I find there is something strange in `second_stage_only_translation`: https://github.com/josecm/riscv-hyp-tests/blob/98701e3b9846d99e4df649c8f8a733e4ba4baffe/translation_tests.c#L130-L141 In this section of code, the program switches the G-stage (2nd stage) page table by `hpt_switch()` in VS-mode, then tries...
Hi, I've tried to compile this unit test bin with riscv gnu toolchain, configured as: `./configure --prefix=/opt/riscv-new --disable-multilib --with-cmodel=medany --with-arch=rv64imafdc_zicsr --with-abi=lp64d` meanwhile, modify this bin's Makefile as below, in order...
I'm trying to use riscv toolchain to compile this project, but encouter following error: ``` libgcc.a: can't link double-float modules with soft-float modules ``` I compiled my toolchain using riscv-gnu-toolchain:...
The test `hs hlvxwu on vs-level non-exec page leads to lpf` fails on [`riscv-isa-sim`](https://github.com/riscv-software-src/riscv-isa-sim) (spike) because spike sets `mstatus.GVA` whereas the test [expects `GVA` to be zero](https://github.com/josecm/riscv-hyp-tests/blob/4230c9338fe1cfe37dc8ca2c5783e894fb2bcdfd/translation_tests.c#L295). However, this behavior...
Hello! I am using `riscv-hyp-tests` to test QEMU 7.0.0, the command I executed is as follows: ``` qemu-system-riscv64 --machine virt -m 3G -bios none -kernel build/qemu/rvh_test.bin -nographic ``` It turns...
