cortexm-AES
cortexm-AES copied to clipboard
4 byte alignment required due to ldm/stm
ctx, input and output data need to be 4 byte aligned to not crash
cm0 will crash even with unaligned ldr
cm7 prefers 8 byte alignment for perf reasons