Build an annotation-based cosim-wrapper code generator

[mkorbel1]

It can be tedious to build a cosim wrapper for a SystemVerilog module for cosimulation. Since enough information is provided anyways to build and simulate the module, it would be nice to have an annotation-based code generator which could build the wrapper with all ports already added.