Add testing that SV `#` delays are properly handled

[mkorbel1]

A # delay in the SystemVerilog simulator can result in signals changing at intermediate times between ticks and not edge triggered by any signal driven by ROHD Cosim. We should add better testing that these scenarios still function correctly.