An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
alangarf
Upduino v2 with the ice40 up5k FPGA demos
osresearch
Mostly AVR compatible FPGA soft-core
