msemu
msemu copied to clipboard
Potentially need to implement a read-only and write-only IRQ reg
Port 0x3 is the IRQ register. Current documents seem to indicate that it is a read-only and write-only register. That is, the write path sets IRQ enable, while the read path indicates the current interrupt status AND (&) the interrupt enable.