dvb_fpga

dvb_fpga copied to clipboard

Is the IP Integrator in Vivado something that we might want to use to package up this work?

Abraxas3d

Greetings all! Modcods not in Table 5 and Table 12 have been removed from the cfg creation case statements. Here are the specifics. 1) Short frames do not use the...

Abraxas3d

There are some modulation and encoding pairs, and some code rates and frame length pairs, that don't exist in DVB-S2, so these should probably be removed from the case statement...

Abraxas3d

I would like to port this code on Pluto sdr, Few questions in mind. 1. what is the typical Symbol data supported this IP block. 2. Assuming QPSK_3/4 and BW...

iottrends

AXI interface issue

1

I'm having an issue sending data to the encoder via axi stream interface. If nothing is connected to the axi stream interface of the encoder, it sends out data. If...

davidfhorowitz

Hello, i need to know how to test and simulate each block of the project individually please. I use ghdl and gtkwave on ubuntu 24.04 to run the project.

HagarYassin