VerilogLanguageExtension icon indicating copy to clipboard operation
VerilogLanguageExtension copied to clipboard

Published 20 hours ago • verified publisher icon gojimmypi

add support for wire signed yxz;

Open gojimmypi opened this issue 5 years ago • 0 comments

per review:

Need to add support for:

wire signed yxz;

xyz ends up not being recognized as a wire.

It's the "signed" keyword that confuses it.

gojimmypi avatar Dec 28 '19 14:12 gojimmypi