DMG-CPU-Inside icon indicating copy to clipboard operation
DMG-CPU-Inside copied to clipboard

P10, P11, P12 and P13 nets are mislabelled

Open msinger opened this issue 3 years ago • 3 comments

On page 5, the output of KALE is wrongly labelled P13_C, it should be P13_D. On the same page, the outputs of KOLE and KYTO are wrongly labelled P10_B and P11_B. They should be labelled P10_A and P11_A respectively. P10_B, P11_B, P12_B and P13_B are all connected to each other directly at the IO ports. This connection is nowhere to be found in the schematics.

On page 2, the inputs of KERY all should have the _C suffix.

The label P10_B is widely used throughout the schematic. KOLE is not the driver of this net. KOLE drives P10_A as already mentioned above. I retraced the whole P10_B net but I wasn't able to find the actual driving cell.

msinger avatar Apr 03 '21 03:04 msinger

Just wanted to throw this out there, because I think it is interesting: After eliminating VAVE in #22 and "re-connecting" VYPO in #20, the net labelled P10_B is the only one that has those pesky cells labelled "BUFFER?", which may or may not be inverting. Maybe this "discovery" helps somehow in finding the actual driver of this net.

Here are all the "BUFFER?" cells: p10b_buffer_cells

msinger avatar Apr 03 '21 19:04 msinger

@msinger , I have come to the same conclusion as you regarding these cells. If incorrectly named net P10_B becomes GND, everything works properly in my PPU simulation.

rgalland avatar Aug 06 '21 06:08 rgalland

@rgalland thank you very much, that's great to know. I haven't simulated the PPU yet, so I wasn't sure about this ground connection, until now. ^^

msinger avatar Aug 06 '21 19:08 msinger