Vitis_with_100Gbps_TCP-IP icon indicating copy to clipboard operation
Vitis_with_100Gbps_TCP-IP copied to clipboard

Published 20 hours ago • verified publisher icon fpgasystems

Can not find top module in vivado project

Open hoanbk2811 opened this issue 2 years ago • 0 comments

I've done built this project on u280 platform. however when opening the vivado project generated from vitis/v++, I can not find the top module name "pfm_top_wrapper". Also, I see that GT ref clock of cmac_krnl is not assigned to physical clock pin, but the project still can be built. Could you please help me understand this? Thank you.

hoanbk2811 avatar May 21 '22 02:05 hoanbk2811