Yanheng Lu
Yanheng Lu
We work on Xilinx Alevo U200/U250 with Vitis HLS flow. I think it needs some effort to upload to Lattice FPGA board.
Please refer to README, the source files are in /fpga
> I think it's possible. We are also working on some similar Xilinx board.