siphash

siphash copied to clipboard

Improve SSE2 performance and fix #4.

nwellnhof

I found this lines in sse2 and ssse3 sipcompress macro implementation: v13 = _mm_unpacklo_epi64(v11, v33); \ v13 = _mm_unpacklo_epi64(v11, v33); \ Looks like its make no sense to write it...

pda0

in test.c, shouldn't the loop read: for (len = 1; len

paulharris

`rdtsc` may be reorderd by an out of order CPU

1

This code looks wrong: ``` __asm__ __volatile__("rdtsc" : "=a" (lo), "=d" (hi)); ``` Snippet from this paper http://download.intel.com/embedded/software/IA/324264.pdf : > Starting with the Intel Pentium processor, most Intel CPUs support...

majek