buildroot.rk3399.external
buildroot.rk3399.external copied to clipboard
flatmax
Ran into Error Running with RK3399 on Tinker Board 2S
Hi, I am running into an error after trying to run this on the Tinker Board 2S. I run with all the default settings as stated in the README.md as I'm not sure what to change in the config in make menuconfig.
Let me know if you know what I should do. This is what I get with a UART to USB connected to the UART debug port on the Tinker Board 2S.
Welcome to minicom 2.7.1
DDR Version 1.24 20191016
In
channel 0
CS = 0
MR0=0x18
MR4=0x2
MR5=0x1
MR8=0x8
MR12=0x72
MR14=0x72
MR18=0x0
MR19=0x0
MR24=0x8
MR25=0x0
channel 1
CS = 0
MR0=0x18
MR4=0x2
MR5=0x1
MR8=0x8
MR12=0x72
MR14=0x72
MR18=0x0
MR19=0x0
MR24=0x8
MR25=0x0
channel 0 training pass!
channel 1 training pass!
change freq to 416MHz 0,1
Channel 0: LPDDR4,416MHz
Bus Width=32 Col=10 Bank=8 Row=15 CS=1 Die Bus-Width=16 Size=1024MB
Channel 1: LPDDR4,416MHz
Bus Width=32 Col=10 Bank=8 Row=15 CS=1 Die Bus-Width=16 Size=1024MB
256B stride
channel 0
CS = 0
MR0=0x18
MR4=0x2
MR5=0x1
MR8=0x8
MR12=0x72
MR14=0x72
MR18=0x0
MR19=0x0
MR24=0x8
MR25=0x0
channel 0 training pass!
channel 1 training pass!
channel 0, cs 0, advanced training done
channel 1, cs 0, advanced training done
change freq to 856MHz 1,0
ch 0 ddrconfig = 0x101, ddrsize = 0x20
ch 1 ddrconfig = 0x101, ddrsize = 0x20
pmugrf_os_reg[2] = 0x3281F281, stride = 0x9
ddr_set_rate to 328MHZ
ddr_set_rate to 666MHZ
ddr_set_rate to 416MHZ, ctl_index 0
ddr_set_rate to 856MHZ, ctl_index 1
support 416 856 328 666 MHz, current 856MHz
OUT
Boot1 Release Time: Dec 24 2019 18:00:26, version: 1.24
CPUId = 0x0
ChipType = 0x10, 635
SdmmcInit=2 0
BootCapSize=100000
UserCapSize=14910MB
FwPartOffset=2000 , 100000
mmc0:cmd5,20
SdmmcInit=0 0
BootCapSize=0
UserCapSize=30168MB
FwPartOffset=2000 , 0
StorageInit ok = 163442
SecureMode = 0
SecureInit read PBA: 0x4
SecureInit read PBA: 0x404
SecureInit read PBA: 0x804
SecureInit read PBA: 0xc04
SecureInit read PBA: 0x1004
SecureInit read PBA: 0x1404
SecureInit read PBA: 0x1804
SecureInit read PBA: 0x1c04
SecureInit ret = 0, SecureMode = 0
atags_set_bootdev: ret:(0)
GPT part: 0, name: APP, start:0x7000, size:0x2710000
GPT part: 1, name: TBC, start:0x800, size:0x100
GPT part: 2, name: RP1, start:0x1000, size:0x380
GPT part: 3, name: EBT, start:0x1800, size:0x480
GPT part: 4, name: WB0, start:0x2000, size:0x80
GPT part: 5, name: BPF, start:0x2800, size:0x180
GPT part: 6, name: BPF-DTB, start:0x3000, size:0x300
GPT part: 7, name: FX, start:0x3800, size:0x80
GPT part: 8, name: TOS, start:0x4000, size:0x380
GPT part: 9, name: DTB, start:0x4800, size:0x380
GPT part: 10, name: LNX, start:0x5000, size:0x600
GPT part: 11, name: EKS, start:0x5800, size:0x80
GPT part: 12, name: BMP, start:0x6000, size:0xa0
GPT part: 13, name: RP4, start:0x6800, size:0x100
no find partition:uboot.
LoadTrust Addr:0x4000
No find bl30.bin
No find bl32.bin
Load uboot, ReadLba = 2000
Load OK, addr=0x200000, size=0xba378
RunBL31 0x40000 @ 375094 us
NOTICE: BL31: v1.3(release):51fa197
NOTICE: BL31: Built : 14:53:31, Mar 13 2020
NOTICE: BL31: Rockchip release version: v1.1
INFO: GICv3 with legacy support detected. ARM GICV3 driver initialized in E3
INFO: Using opteed sec cpu_context!
INFO: boot cpu mask: 0
INFO: plat_rockchip_pmu_init(1191): pd status 3e
INFO: BL31: Initializing runtime services
WARNING: No OPTEE provided by BL2 boot loader, Booting device without OPTEE inK
ERROR: Error initializing runtime service opteed_fast
INFO: BL31: Preparing for EL3 exit to normal world
INFO: Entry point address = 0x200000
INFO: SPSR = 0x3c9
