A serious bug in artix7 - negedge clk not work

[lehaifeng000]

In the current artix7 architecture, when using the falling edge of a clock such as negedge clk, due to the lack of clk reverse mux in the slice of arch.timing.xml, the timing logic will be incorrect, and the actual circuit becomes posedge clk.