kernel
kernel copied to clipboard
Timer via LAPIC
The local APIC contains a timer that is controlled by the initial count, current count, and divide configuration registers (offsets 380h, 390h, and 3E0h). The kernel currently only uses the TSC as a timer, but the LAPIC should be a reasonable fallback should this mechanism fail. We may also wish to investigate switching to the HPET if available.