litedram icon indicating copy to clipboard operation
litedram copied to clipboard

Small footprint and configurable DRAM core

Results 54 litedram issues
Sort by recently updated
recently updated
newest added

As noted in https://github.com/enjoy-digital/litedram/pull/224 there are some features needed to LPDDR4 support. I listed all the things that came to my mind, though some may not be needed. - [...

enhancement
help-wanted

The Spartan6 S6DDRPHY needs to be refreshed with the simplifications/improvements made to the others PHYs.

enhancement
help-wanted

Hi, Can the DRAM controller core be generated without a CPU inside? I would like to have an external CPU that performs the initialization and calibration. Thanks in advance.

question
add-answer-to-wiki

Hi, Does there exist any documentation on how the native interface sequencing works? It looks similar to the native interface that the Xilinx MIG uses, however, looking at the schematic...

enhancement
question
add-answer-to-wiki

Please visit https://github.com/enjoy-digital/litex/wiki/Feedback-Contribution-Support.

guide

While working on https://github.com/enjoy-digital/litedram/pull/224 I'm using S7DDRPHY as the main reference, and I noticed that it is missing proper preamble/postamble https://github.com/enjoy-digital/litedram/blob/master/litedram/phy/s7ddrphy.py#L214-L215. Currently it sends a full sysclk cycle of DQS...

question
bug?

## Identified bottleneck: The VexRiscv SMP cluster is directly connected to LiteDRAM through 2x 128-bit Instruction /Data native LiteDRAM ports: ![image](https://user-images.githubusercontent.com/1450143/88380620-29a1f800-cda5-11ea-87fc-af41b0813253.png) While doing initial tests with VexRiscv SMP, a bottleneck...

enhancement

From https://github.com/enjoy-digital/litedram/pull/181: For some modules there seems to be inconsistencies between `tRCD` and `tRP` values in the SPD data, in the SO-DIMM module datasheet and in the datasheet of the...

needs-review

From https://github.com/enjoy-digital/litedram/pull/181: `tRRD` is specified in `_TechnologyTimings`, so we cannot specify different values for different speed grades. In the datasheet it depends on the speed grade, the highest possible value...

enhancement
needs-review

- [ ] Manage bank groups. - [ ] Manage Vref DQ Calibration. - [ ] Add data CRC support (See tn_4003_DDR4_network_design_guide / p4). - [ ] Add DBI support...

help-wanted
new-feature