VSCode-SystemVerilog
VSCode-SystemVerilog copied to clipboard
Feature request, input/output signals use different colors
input/output signal use different colors, include port declare and instance, e.g.
-
port:
-
instance: