cyyrv64
cyyrv64 copied to clipboard
`ALU_SRL` looks incorrect for 32-bit operations
When word32 == 1 the sign-extended upper bits [63:32] will be shifted into the lower 32-bit range and break the srl.w semantics of shifting in zeros.