cynth
cynth copied to clipboard
Published
20 hours ago •
cseed
cseed
a simple C-to-Verilog compiler
Results
2
cynth issues
Sort by
recently updated
recently updated
newest added
Hi, seems like a very cool tool. I tried to build it with scala on Ubuntu 20.04 wsl2, never used scala before. This is the error I get when attempting...
