openfpga icon indicating copy to clipboard operation
openfpga copied to clipboard
verified publisher icon azonenberg

Implement post-PAR timing analysis

Open azonenberg opened this issue 9 years ago • 1 comments

Static is preferred, topological would be OK probably. Needs timing data that is not currently released by Silego. Will need to characterize or get them to publish it.

azonenberg avatar Aug 15 '16 01:08 azonenberg

  • [ ] <azonenberg_work> [Blinky] has a stateful feedback loop in a fabric-based (vs hard IP) counter <azonenberg_work> but my timing analyzer thinks everything is combinatorial right now <azonenberg_work> it tries to trace D to Q combinatorially

ArcaneNibble avatar Jun 10 '17 03:06 ArcaneNibble