marss
marss copied to clipboard
PTLsim and QEMU based Computer Architecture Research Simulator
Fixed two bugs regarding the Intel TSX specification: XABORT was not working. XTEST returned the wrong return code.
I ran into an issue of pipeline deadlock when I was running my Android-x86 image on Marss. The way to reproduce the error is as follows. Here is my marss...
I'm wondering if the cache module can be used separately on some other platforms (if those platforms support an external module. e.g. Synposis Processor Designer, etc.) or it is only...
I am faced with a problem that the Marss86 is not working properly with Xen hypervisor. I have tried to setup Xen on the customized disk, which is based on...
There are many cases where request to memory subsystem should not be cached in L1/L2/L3 caches. Current MARSS does not provide this feature. Add an option in MemoryRequest to enable/disable...
Front end delay are fixed value
Can we modify the cache structure and replacement policy to test some attack defense techniques?