atsamx7x-rust
atsamx7x-rust copied to clipboard
CS Behaviour on Usart Running In SPI Mode
The CS goes high between each byte when sending longer packages.
I'm currently working with an spi device which requires that CS stays low for the entire transaction (CSAAT?) and I don't believe this behaviour is uncommon.
46.6.8.5 Details how this behaviour could be supported.