VP description design

[simonmasson]

In the current design, the VP description is the verifier key of the circuit. In this context, it is possible to generate two different circuits with the same VP description. We might want to include the prover key, the verifier key and the public inputs as part of the "VP description" so that it describes "uniquely" the VP.