vc5: register spilling vs uniform loads

[anholt]

If we introduce register spilling in between a ldunif and its usage, we'll leave our address in r5 instead of what the previous code wanted. Need to fix this somehow (can we delay ldunif generation until after regalloc?)