verilog-ethernet icon indicating copy to clipboard operation
verilog-ethernet copied to clipboard
verified publisher icon alexforencich

PTP_CLOCK

Open Unicorn619 opened this issue 1 year ago • 0 comments

Hello, I hope this message finds you well. I have noticed that the ptp_clock module does not support negative increments (using two's complement) when adjusting the clock with input_adj_ related signals. I was wondering if you have any suggestions for resolving this issue?

Unicorn619 avatar Dec 12 '24 14:12 Unicorn619