verilog-ethernet icon indicating copy to clipboard operation
verilog-ethernet copied to clipboard

Translate data from AXI to ethernet

Open thocaptain opened this issue 1 year ago • 0 comments

Hello alex, First, I want to express my sincere thankful to your work. That's a really good work ! Second, can you explain why you use UDP/IPV4 as ETHERNET frame ? I don't know what the AXI interface on kit FPGA can be seen as ? And I have seen your project on kit Arrty A7. Thanks a lot !

thocaptain avatar Jun 26 '24 11:06 thocaptain