verilog-ethernet
verilog-ethernet copied to clipboard
Is there a block diagram available for the UDP echo server design ?
Is there any block diagram available for this design? Currently only module descriptions are available and it would be helpful to understand the design with a block diagram to understand how the sub modules interact with each other.