verilog-ethernet
verilog-ethernet copied to clipboard
A complete Quartus Prime 17.1 project (Windows)
Updated the RTL generate errors (labeling is missing at generate for loops)