ip/lvds_rf_input.sv missing?

[softerhardware]

Hi, Thanks for posting this project. I couldn't find this required file in the Cyclone III port:

sdr.qsf:set_global_assignment -name SYSTEMVERILOG_FILE ip/lvds_rf_input.sv

Is it missing?

[alberto-grl]

Il 2020-05-12 22:12 Steve Haynal ha scritto:

Hi, Thanks for posting this project. I couldn't find this required file in the Cyclone III port:

sdr.qsf:set_global_assignment -name SYSTEMVERILOG_FILE ip/lvds_rf_input.sv

Is it missing?

Now you can find it in the repository.

Regards.

Alberto

[softerhardware]

Hi Alberto, Thank you, but there appear to be more missing files, all in the ip subdirectory: set_global_assignment -name SYSTEMVERILOG_FILE ip / sine_cosine.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / pwm.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / nco.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / mixer.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / lvds_rf_input.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / cic_filter.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / am_receiver.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / am_demod.sv

Best Regards, Steve Haynal

[gmtii]

Hi

Same problem here, seems that cyclone version has several missing files.

Thanks.

[alberto-grl]

Sorry for this, I asked the contributor, I'll let you know.

Regards

Alberto

Il 17/05/20 07:29, Steve Haynal ha scritto:

Hi Alberto, Thank you, but there appear to be more missing files, all in the ip subdirectory: set_global_assignment -name SYSTEMVERILOG_FILE ip / sine_cosine.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / pwm.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / nco.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / mixer.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / lvds_rf_input.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / cic_filter.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / am_receiver.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / am_demod.sv

Best Regards, Steve Haynal

— You are receiving this because you commented. Reply to this email directly, view it on GitHub https://github.com/alberto-grl/1bitSDR/issues/1#issuecomment-629745869, or unsubscribe https://github.com/notifications/unsubscribe-auth/AO6XMHZ4JHN55TYI2CUD7Q3RR5Y5JANCNFSM4M7G2IAA.

[alberto-grl]

Sorry for this, I asked the contributor, I'll let you know.

Regards

Alberto

Il 17/05/20 22:45, gmtii ha scritto:

Hi

Same problem here, seems that cyclone version has several missing files.

Thanks.

— You are receiving this because you commented. Reply to this email directly, view it on GitHub https://github.com/alberto-grl/1bitSDR/issues/1#issuecomment-629858096, or unsubscribe https://github.com/notifications/unsubscribe-auth/AO6XMH7V5MOMLGJOBSPCMGDRSBEG5ANCNFSM4M7G2IAA.

[alberto-grl]

Il 2020-05-17 20:45 gmtii ha scritto:

Hi

Same problem here, seems that cyclone version has several missing files.

Thanks.

Here they are

https://github.com/alberto-grl/1bitSDR/tree/master/SDR_CycloneIII

Regards

Alberto

[alberto-grl]

Il 2020-05-17 05:29 Steve Haynal ha scritto:

Hi Alberto, Thank you, but there appear to be more missing files, all in the ip subdirectory: set_global_assignment -name SYSTEMVERILOG_FILE ip / sine_cosine.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / pwm.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / nco.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / mixer.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / lvds_rf_input.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / cic_filter.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / am_receiver.sv set_global_assignment -name SYSTEMVERILOG_FILE ip / am_demod.sv

Best Regards, Steve Haynal

Here they are

https://github.com/alberto-grl/1bitSDR/tree/master/SDR_CycloneIII

Regards

Alberto

[gmtii]

Thanks !