Add Makefile.sv to directly simulate SV files using tools like VCS

[filamoon]

So no need to use other tools to first convert SV to verilog.