Xilinx-FPGA-PCIe-XDMA-Tutorial icon indicating copy to clipboard operation
Xilinx-FPGA-PCIe-XDMA-Tutorial copied to clipboard
verified publisher icon WangXuan95

There are 5 lane Err

Open libero-x opened this issue 1 year ago • 0 comments

I am trying the XDMA ip to accomplish the PCIe,but it's "lspci -vvv"give me 5 lane Err as the following. And I can write or read data from the VCU118 card.The speed only have 8GBps,but the Gen3*16 should >14Gbps. Could you give me some help? xdma_lspci

libero-x avatar Oct 17 '24 09:10 libero-x