[arch/x86] Intel APX support
- [x] EGPRs
- [x] JMPABS
- [x] Push/Pop
- [x] PUSH2
- [x] PUSHP
- [x] POP2
- [x] POPP
- [x] CCMPSCC
- [x] CFCMOVCC
- [x] CTESTSCC
- [x] SETCC
- [x] Zero Upper
- [x] IMUL
- [x] SETCC
- [X] New Data Destination
Resolves #5246
@nullableVoidPtr thx for your work! Please let me know when you think the code is ready for reviewer!
The push / pop lifting looks fine on the binary https://github.com/user-attachments/files/23866882/apxbin.zip
CCMP also looks correct, the conditional CMP block and the DFV write block look fine.
Thanks for the test bin - I'll be sure to test against that; do you have a corpus for the other extension instructions?
👏
Thanks for the test bin - I'll be sure to test against that; do you have a corpus for the other extension instructions?
I do not, I will make another with more of the extensions instructions expressed, thank you for responding quick!