Add support for multiple micro-ops to the in-order decode unit

[hal-jones]

The in-order DecodeUnit currently only supports a single uop per macro-op. This should be extended to allow for modelling architectures with multiple uops per instruction, by stalling the pipeline behind it and issuing one uop per cycle until the instruction is fully decoded.