LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation
Assistant Chatbot
- ChipNeMo: Domain-Adapted LLMs for Chip Design
- New Interaction Paradigm for Complex EDA Software Leveraging GPT
- From English to PCSEL: LLM helps design and optimize photonic crystal surface emitting lasers
- RapidGPT: Your Ultimate HDL Pair-Designer
HDL and Script Generation
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
- ChipNeMo: Domain-Adapted LLMs for Chip Design
- ChipGPT: How far are we from natural language hardware design
- CodeGen: An Open Large Language Model for Code with Multi-Turn Program Synthesis
- An Empirical Evaluation of Using Large Language Models for Automated Unit Test Generation
- RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model
- GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models
- AutoChip: Automating HDL Generation Using LLM Feedback
- Chip-Chat: Challenges and Opportunities in Conversational Hardware Design
- VeriGen: A Large Language Model for Verilog Code Generation
- Generating Secure Hardware using ChatGPT Resistant to CWEs
- The Power of Large Language Models for Wireless Communication System Development: A Case Study on FPGA Platform
- A Deep Learning Framework for Verilog Autocompletion Towards Design and Verification Automation
- RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution
- VerilogEval: Evaluating Large Language Models for Verilog Code Generation
- Benchmarking Large Language Models for Automated Verilog RTL Code Generation
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
- Zero-Shot RTL Code Generation with Attention Sink Augmented Large Language Models
- Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS
- From English to ASIC Hardware Implementation with Large Language Model
Code Analysis and Verification
- ChipNeMo: Domain-Adapted LLMs for Chip Design
- LLM4SecHW: Leavering Domain-Specific Large Language Model for Hardware Debugging
- Unlocking Hardware Security Assurance: The Potential of LLMs
- RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models
- LLM-assisted Generation of Hardware Assertions
- Using LLMs to Facilitate Formal Verification of RTL
- DIVAS: An LLM-based End-to-End Framework for SoC Security Analysis and Policy-based Protection
- Fixing Hardware Security Bugs with Large Language Models
- LLM for SoC Security: A Paradigm Shift
- The Power of Large Language Models for Wireless Communication System Development: A Case Study on FPGA Platform
- A Deep Learning Framework for Verilog Autocompletion Towards Design and Verification Automation
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
- AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
- On Hardware Security Bug Code Fixes By Prompting Large Language Models
Large Circuit Models (LCMs)
- The Dawn of AI-Native EDA: Promises and Challenges of Large Circuit Models