VexRiscv
VexRiscv copied to clipboard
Documentation for 'simple' ibus/dbus protocol missing
Seems Vexriscv by default has a 'simple' Ibus/Dbus implementation to fetch instructions and read/write data. What are the semantics of this bus? It seems AXI-like, but I cannot really find any details anywhere.