ORB_FPGA
ORB_FPGA copied to clipboard
Generating the bitstream
Usually once the HLS synthesis is finished did you autoconnect the ip in vivado ? or did you do the place and route of the ip?
You can run pynq_arch.tcl to rebuild the project. No need to do it manually.