VHDL-Mode icon indicating copy to clipboard operation
VHDL-Mode copied to clipboard
verified publisher icon Remillard

Aligning assignment to conditional

Open Remillard opened this issue 6 years ago • 0 comments

Just found this oddity:

		dword_count                    := 0;
		bit_count                      := 0;
		DATA_FILLLER_G00 : while (bits <= size) loop

It really shouldn't be aligning to the <= conditional.

Remillard avatar Jan 31 '20 15:01 Remillard