VHDL-Mode icon indicating copy to clipboard operation
VHDL-Mode copied to clipboard

Parenthesis in `case` expression not scoped as punctuation

Open Remillard opened this issue 6 years ago • 0 comments

The parenthesis in an if conditional is scoped as follows (for example):

vhdl-mode: source.vhdl meta.block.architecture.body.vhdl meta.block.process.body.vhdl meta.block.if.conditional.vhdl meta.group.parens.vhdl punctuation.group.parens.begin.vhdl 

The parenthesis in a case expression is scoped as follows (for example):

vhdl-mode: source.vhdl meta.block.architecture.body.vhdl meta.block.process.body.vhdl meta.block.if.body.vhdl meta.block.case.expression.vhdl

Seems like case expression should also have the punctuation scope at the end.

Remillard avatar Jan 28 '20 21:01 Remillard