Remillard
Case insensitive go to definition
VHDL is case insensitive. Remove case requirements for going to definition of signal or entity on hover.
I'll check into that. I haven't looked at the goto stuff in awhile. Thanks!
On Wed, Jan 16, 2019, 2:40 PM nanduhumedo <[email protected] wrote:
VHDL is case insensitive. Remove case requirements for going to definition of signal or entity on hover.
— You are receiving this because you are subscribed to this thread. Reply to this email directly, view it on GitHub https://github.com/Remillard/VHDL-Mode/issues/118, or mute the thread https://github.com/notifications/unsubscribe-auth/AatvGXmGtYVgj1MMla6wDp0RL3UI-xPhks5vD45bgaJpZM4aD6JN .
Unfortunately I am not certain I can do this. I have checked and duplicated your findings with the following:
entity foobar is
end entity foobar;
architecture rtl of foobar is
signal MYSIGNAL : std_logic;
begin
MYSIGNAL <= 5;
mysignal <= 4;
end architecture rtl;
In this instance if you hover over MYSIGNAL it will show the definition, and if you hover over mysignal it won't. Both words are scoped identically and the defining line is scoped correctly. However Sublime Text is doing the match, not me, and ST seems to be doing a case sensitive search. Currently documentation does not indicate that there is a setting I can put in there for case insensitivity for matching, but there might be something undocumented. I'll check with the experts and see if there's anything I can do.
Okay from a quick chat on Discord with other package developers, it turns out that this is a Sublime Text limitation currently. There's a link there to the issue on the editor bug page. So unfortunately there's nothing I can do about this one right now. Best suggestion is to adopt a good coding style (like chained_lowercase_words and stick to it. I know that is not always possible if handed code done by someone else though.
This is now an enhancement request for Sublime Text here: https://github.com/SublimeTextIssues/Core/issues/2571
No trouble at all. Thanks for noticing that. I don't usually have that situation personally and never occurred to me to check it.
On Thu, Jan 17, 2019 at 9:20 PM nanduhumedo [email protected] wrote:
Thanks for submitting that. Appreciate the responsiveness.
— You are receiving this because you were assigned. Reply to this email directly, view it on GitHub https://github.com/Remillard/VHDL-Mode/issues/118#issuecomment-455414481, or mute the thread https://github.com/notifications/unsubscribe-auth/AatvGRPRTzU5P2PFgrosBBqjl03wSBqnks5vET1hgaJpZM4aD6JN .
My specific use case is entities being named in all caps but instantiated in lower case. Not a big deal, but would be nice to have.