language-verilog
language-verilog copied to clipboard
Fixed several syntax issues
Fixed casex/z keyword Added enhanced literal number detection from sublime Added module header punctuation scope to prevent last line in header being recognized as module instantiation