Pyverilog
Pyverilog copied to clipboard
PyHDI
Python-based Hardware Design Processing Toolkit for Verilog HDL
Hi, I try to parse cell library, and getting error near delay statement. Here is example: test.v: ``` module MODULE_NAME(Q); not #(1) (Q); endmodule ``` main.py: ``` from pyverilog.vparser.parser import...
It should be great to have an option to sort the parameter/port/signals/portmap signals in their respective section (module/instance/etc). I'm trying to compare two differents version of a RTL code (IPs)....
Currently, pyverilog recognize clock and reset signal by their name at bind_visitor._createAlwaysinfo. But I hope to be implemented other method using if branch structure (as command-line option or default). **That...
Is there a plan to support SystemVerilog 2012?
In some hardware designs, initial statements are utilized to set initial values of registers and memory cells. However the current dataflow analyzer in Pyverilog does not support the initial statement...
The following code parses fine using iverilog and seems to run. However, it gets a syntax error for the declaration of array3 when using pyverilog to compile. Section 3.10.2 of...
AST node
1.3.0/pyverilog/dataflow/bindvisitor.py", line 1392, in getDst (str(type(left)), str(left))) pyverilog.utils.verror.FormatError: unsupported AST node type:
There was an error when I try to run example_graphgen.py. It showed "TypeError: generate() got an unexpected keyword argument 'reorder'". I fixed it by changing code line 101 in example_graphgen.py...
Hello, the following module can not be parsed: ``` module minimized_in ( clk_i, rst_ni, use_sign_i, sign_i, result_o ); input wire clk_i; input wire rst_ni; input wire use_sign_i; input wire sign_i;...
Hello, Can the code generator handle arrays of the form **wire [N:0] w_array [0:M]** ?? Thanks in advance Capucine
