Pyverilog
Pyverilog copied to clipboard
Suggestion: support for input and output arrays
Currently, just regarray is supported