Pyverilog icon indicating copy to clipboard operation
Pyverilog copied to clipboard

sorting names option (by Alphabetical order) in the parser output

Open babainc opened this issue 10 years ago • 1 comments

It should be great to have an option to sort the parameter/port/signals/portmap signals in their respective section (module/instance/etc). I'm trying to compare two differents version of a RTL code (IPs). Between two RTL versions, some signals/ports/parameter name can be not at the same location in the RTL code, or can be remamed. The goal will be to be a visual diff on the parser result of each RTL code to see exactly the modification and find easily the diff. Without any sorting, it is quite hard to see what is new or different between two RTL code.

babainc avatar Sep 17 '15 08:09 babainc

It should be great to have an option to sort the parameter/port/signals/portmap signals in their respective section (module/instance/etc). I'm trying to compare two differents version of a RTL code (IPs). Between two RTL versions, some signals/ports/parameter name can be not at the same location in the RTL code, or can be remamed. The goal will be to be a visual diff on the parser result of each RTL code to see exactly the modification and find easily the diff. Without any sorting, it is quite hard to see what is new or different between two RTL code.

Mmg

lgomezr2116 avatar Apr 28 '24 04:04 lgomezr2116