Initial statement support in dataflow analyzer

[shtaxxx]

In some hardware designs, initial statements are utilized to set initial values of registers and memory cells. However the current dataflow analyzer in Pyverilog does not support the initial statement completely.