Pyverilog
Pyverilog copied to clipboard
[wip] Add support for functions declarations with port list
Addresses #100.
This code may allow illegal output definitions as well (such as function [3:0] f(output a); endfunction), though this case seems somewhat pathological. Fixing it would require adding a few more parser rules, which I can do if requested.
Please let me know if any other changes should be made.
I did some more testing, and it seems like there's still some edge cases to fix. I'll let you know when this is ready for review.