GEM5
GEM5 copied to clipboard
arch-riscv: Do not set mstatus.VS at boot
To align with NEMU and XiangShan RTL to prevent difftest errors, we keep the VS=0 on mstatus at boot.
Change-Id: I1cf440074424787bc63f7d68740ddb1b32e2f526