PipelineC
PipelineC copied to clipboard
idea: do VHDL-Verilog one file at a time
avoiding the big hiearchy so less pressure on ghdl plugin