Upgrade sim to generate clocks in HDL

[JulianKemmerer]

This also makes it easier to support multiple clocks

For Verilator first probably...IIUC this needs newer Verilator than have worked with before

Generate a generic testbench module with clock gen processes that instantiates the top when --sim ?